Abstract--In this paper we consider the problem of reconfiguring processor arrays subject to computational loads that alternate between two modes. A strict mode is characterized by a heavy computational load and severe constraints on response time while a relaxed mode is characterized by a relatively light computational load and relaxed constraints on response time. In the strict mode, reconfiguration is performed by a distributed local algorithm in order to achieve fast recovery from faults. In the relaxed mode, a global reconfiguration algorithm is used to restore the system to a state that maximizes the probability that future faults occurring in subsequent strict modes will be repairable.
Optimal Reconfiguration Algorithms for Real-Time Fault-Tolerant Processor Arrays
Ran Libeskind-Hadas, Member, IEEE, Nimish Shrivastava, Rami G. Melhem, and C. L. Liu, Fellow, IEEE Abstract--In this paper we consider the problem of reconfiguring processor arrays subject to computational loads that alternate between two modes. A strict mode is characterized by a heavy computational load and severe constraints on response time while a relaxed mode is characterized by a relatively light computational load and relaxed constraints on response time. In the strict mode, reconfiguration is performed by a distributed local algorithm in order to achieve fast recovery from faults. In the relaxed mode, a global reconfiguration algorithm is used to restore the system to a state that maximizes the probability that future faults occurring in subsequent strict modes will be repairable.
Several new results are given for this problem. Efficient reconfiguration algorithms are described for a number of general classes of architectures. These general algorithms obviate the need for architecture-specific algorithms for architectures in these classes. We show that it is unlikely that similar algorithms can be obtained for related classes of architectures since the reconflguration problem for these classes is NP-complete. Finally, a general approximation algorithm is described that can be used for any architecture. Experimental results are given, suggesting that our algorithms are very effective.
I. INTRODUCTION DVANCES in VLSI and WSI technologies allow in-
A creasingly larger processor arrays to be fabricated on a single chip or wafer. As the number of processors in an array increases, the problem of reconfiguring the array to replace faults occuning at run-time becomes increasingly important. One common way of providing fault tolerance in processor arrays is to augment the array with a set of spare processors that can replace primary processors that become faulty. This approach has been proposed for a number of architectures [2] , [lo] , [13] , [18] , [19] , [21] and a variety of reconfiguration algorithms for these reconfigurable systems have been studied. It has been observed that in many real-time applications, systems are subject to computational loads that alternate between a strict mode in which the computational load is heavy and severe constraints are imposed on response time, and a reluxed mode in which the computational load is light and the constraints on response time are relaxed sub- stantially [8] , [ll] . In order to achieve fast response time, it is desirable that reconfiguration in the strict mode be performed in a distributed fashion so as not to incur the overhead of communication with a central host processor. Moreover, in order to minimize interruption in service in the strict mode, it is important that the replacement of a faulty processor causes only a minimal number of changes to the existing system interconnections. Therefore, during strict mode reconfiguration, a processor uses only very local knowledge about its immediate neighbors. These objectives are met by using a distributed local algorithm in the strict mode in which a faulty processor finds a replacement by selecting an available spare processor to which it is directly connected [ 113.
Although local reconfiguration allows fast replacement of faulty processors, repeated application of the local reconfiguration algorithm may quickly degrade the reliability of the system since spare elements are often not used in the most effective way. Consequently, in the relaxed mode we wish to use a global reconfiguration algorithm to restore the system to a more reliable state. Specifically, the goal of reconfiguration in the relaxed mode is to assign faulty elements to spare elements maximizing the probability that any processor becoming faulty in the next strict mode will be repairable by the local reconfiguration algorithm. Such an assignment is called an optimal assignment. This approach of using both local and global reconfiguration algorithms, depending on the state of the system, is called bilevel reconjgurution. It was shown in [ 1 I] that bilevel reconfiguration can substantially improve the expected lifetime of a system and this approach was illustrated for the case of an augmented mesh architecture. Subsequently, Chen et al. [3] and Shrivastava and Melhem [ 171 independently discovered efficient optimal assignment algorithms for this particular architecture.
In this paper we investigate the problem of finding optimal assignments for several broad classes of architectures. In Section I1 we give a formal description of the optimal assignment problem and show that the problem is, in the general case, NPcomplete. In Section Ill we give several basic results that are used throughout the paper. In Sections IV, V, and VI we show that optimal assignments can be found in polynomial time for several classes of architectures, including a number of wellknown architectures that have been proposed in the literature. Moreover, in Section VI1 we give an efficient approximation algorithm that can be used for any architecture. Experimental results are given at the end of each of Sections IV, V, VI, and VI1 to illustrate the effectiveness of these algorithms. Conclusions are given in Section VIII. 
OFTIMAL RECONFIGURATION
In this section we formally define the reconfiguration problems studied in this paper. We begin by introducing some notation and definitions that will simplify our discussion.
A processor array can be represented by a bipartite graph Our objective is to find a matching for F such that every vertex in N is repairable and thus any fault occurring in the next strict phase will be successfully replaced by the local reconfiguration algorithm. Such a matching is called a safe matching. Fig. 1 illustrates a matching and a safe matching in a bipartite graph with three faulty vertices. (Throughout this paper we will use the convention that primary vertices are denoted by empty squares, faulty primary vertices are denoted by darkened squares, and spare processors are denoted by empty circles.) For some patterns of faults, a safe matching may not exist. In this case, we wish to find a matching for F such that the number of repairable vertices in N is maximized, thus maximizing the probability that a fault occumng in the ' Faulty spare processors may be disregarded since they cannot be used to replace primary processors.
next strict phase will be successfully replaced by the local reconfiguration algorithm. Such a matching corresponds to an optimal assignment and is therefore called an optimul matching. In order to formally study the complexity of these problems, we define the decision problems corresponding to optimal and safe matchings as follows. Although Theorem 1 and its corollary tell us that the safe matching and optimal matching problems are NP-complete in general, some architectures have properties that allow us to find efficient algorithms for these problems. In Section IV we show that the optimal matching problem (and therefore the safe matching problem) can be solved in linear time for acyclic graphs.* This implies that optimal assignments can be found in a number of tree architectures [7] . This algorithm can also be applied to any architecture to find an optimal solution when the fault pattern in the array induces an acyclic graph.
A primary processor can generally be connected to only a small fixed number of spare processors, and similarly, a spare processor can often only be connected to a small number of primary processors. This is due to the fixed number of ports on a processor and, in VLSI implementations, layout considerations that tightly restrict the number of neighbors to which a processor may be connected. We show that for certain bounds on processor degrees, safe matchings and optimal matchings can be found by efficient algorithms.
In Section V we consider architectures in which the primary processors have constant degree. We show that when each primary processor is adjacent to at most two spares, safe matchings can be found in polynomial time. This implies that safe matchings can be found for a number of well-known architectures. For example, this result applies to the fault tolerant binary tree architecture proposed by Hassan and Agarwal [7] and Raghavendra et al. [ 141, the interstitial redundancy scheme used in the Hughes 3-D Computer [21] , and the 2-D augmented mesh proposed in [ 1 I], among others. We also show that this result is tight in the sense that the safe matching problem is NP-complete when each processor is adjacent to at most three spares. Moreover, the optimal matching problem remains NPcomplete even if each processor is adjacent to at most two spares. However, we show that for arrays that satisfy some additional properties, the optimal matching problem can be solved efficiently even if each processor is adjacent to two or more spares.
In Section VI we consider architectures in which the spare processors have constant degree. We show that when each spare processor is adjacent to at most two primary processors, optimal matchings (and therefore safe matchings) can be found in linear time. This result implies that optimal assignments can all clauses in C are satisfied by this assignment.
'Recall that this means that the bipartite graph is acyclic. That is. there is no cycle in the processor array that altemates between primary processors and spare processors. The processor array may, however, contain other cycles. Fig. l(a) .
be found efficiently in a number of well-known architectures, such as the fault tolerant augmented hypercube proposed by Banerjee [I] and a number of interstitial array schemes [19] . However, the problem of finding even safe matchings becomes NP-complete when each spare is adjacent to at most 3 primary processors.
In Section VI1 we show how the NP-complete cases can be handled effectively. We give an efficient approximation algorithm that finds solutions that are within a constant factor of optimal for any architecture.
DEFINITIONS AND LEMMAS
In this section we introduce notation and state and prove several key lemmas that will be used throughout this paper.
Let G = (X U Y , E) be a bipartite graph and let F C X be the set of faulty vertices. A subgraph of G induced by a single spare vertex and all its adjacent primary vertices is called a 1-fault-tolerant set (or 1-FT set). Observe that if a 1-FT set contains no faulty vertices then all of the primary vertices in this 1 -FT set will be repairable with respect to any matching of F into Y. Consequently, all the vertices and incident edges in such a I-FT set can be removed from G. Similarly, if a faulty primary vertex z is in only one I-FT set, then z must be replaced by the unique spare y in that 1-FT set. Consequently, vertices z and y and all incident edges may be removed from G. A graph G containing a 1-FT set with no faulty vertices, or a faulty primary vertex in only one 1-FT set, is said to be reducible and is said to be irreducible otherwise. Without loss of generality, in the remainder of this paper we assume that all graphs under consideration are irreducible.
Let S denote the set of all 1-FT sets in G. (By the irreducibility assumption, each of these 1-FT sets contains at least one faulty primary vertex). Let T be a binary relation on S defined as follows. For s,. sJ E S, (s,, s J ) E T iff s, and sJ contain a common faulty primary vertex. Since T is both reflexive and symmetric, the transitive closure of T, denoted T', is an equivalence relation of S. Each equivalence class of T' is a collection of 1-FT sets. The subgraph of G induced by the 1-FT sets in an equivalence class of T' is called a region of G. Fig. 2 shows an example of regions for the bipartite graph in Fig. l(a) . The following lemma characterizes four important properties of regions.
Lemma 1: Let G = (X U Y. E) be a bipartite graph and let F C X be the set of faulty vertices.
1) Each region is a connected graph.
2) Each region remans connected upon removal of nonfaulty vertices and their incident edges.
3) Every faulty vertex is in exactly one region.
4) A faulty vertex in region R is not adjacent to any spare

Proof: Follows immediately from the definition of
We now give three properties of bipartite graphs that are exploited in several of the algorithms presented in subsequent sections. Let H = ( A U B , E ) be a bipartite graph3 and let S C A U B. We define D ( S ) to be the maximum degree among all vertices in S. 
edges. Therefore, there exists a vertex in A with degree at least Proof: Let T be a spanning tree of H . Tree T can be found in linear time using breadth-first search. We prove the stronger results that there exists a perfect matching in 1 from A to B. We show that there exists a perfect matching in T by induction on n = [Al. For n = 1 there is clearly a perfect matching. Assume that the assertion is true for n = k -1 and consider R = k. There are 2k vertices and thus 2k -1 edges in T . Therefore, there exists some vertex b E B with degree 1. Vertex b is matched to its neighbor a. Since the degree of a is at most 2, tree T remains connected when a and b and all incident edges are removed from the graph. By the induction hypothesis, this subtree has a perfect matching. This matching, augmented with edge { a , b} comprises a perfect matching for T and thus for H . This argument indicates that a perfect matching can be found in linear time by repeatedly selecting a spare vertex of degree 1 and matching it to its exactly 2. 
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IV. ACYCLIC GRAPHS
In this section we describe a linear time algorithm to find optimal matchings in acyclic bipartite graphs. Experimental results for this algorithm are given in Section IV-B.
A. The Optimal Matching Algorithm
Let G be an acyclic bipartite graph and let the root r of G be an arbitrary nonfaulty primary vertex. (If all primary vertices are faulty then any matching from F to Y is an optimal matching and matchings in acyclic graphs can be found in linear time by well-known algorithms [16] .) Without loss of generality, we assume that G is irreducible and connected, and therefore a tree. (If G is not connected then each connected component can be treated individually.)
An example of an architecture with an acyclic bipartite graph is shown in Fig. 3(a) . This is the fault tolerant modular binary tree architecture proposed by Hassan and Agarwal [7] . The corresponding irreducible bipartite graph G is shown in Fig. 3(b) . 4 The vertex 2 1 has been arbitrarily selected as the root of G. Note that the I-Fl-set induced by 7 & and its neighbors contains no nonfaulty vertices and therefore these vertices and their incident edges do not appear in the irreducible graph G.
Since a region is a connected subgraph of G, it is also a tree. The root of region R is denoted by p ( R ) . For example, the two regions R1 and R2 for the graph G in Fig. 3(b) are shown in Fig. 3(c) . The roots of these regions are z1 and z2, respectively. The following lemma states two basic properties of regions in trees.
LRmma 5: Let R be a region in tree G. 1) p(R) is a nonfaulty primary vertex.
2) p(R) has exactly one child in R. Proof: First, assume that p(R) is a spare vertex. By the definition of regions, every neighbor of a spare vertex is in R. In particular, the parent of p(R) is in R, a contradiction. Next, assume that p ( R) is faulty. By the definition of regions, every spare vertex adjacent to a faulty vertex is in the same region as the faulty vertex. In particular, the parent of p(R) is also in R, and thus p( R) is not the root of R, a contradiction.
Finally, assume that p ( R ) has two children, y1 and y2. Since G is a tree, p( R ) is the only common neighbor of spares y1 and y2. Since p(R) is nonfaulty, y1 and yp cannot belong to
The optimal matching algorithm considers regions in a "bottom-up" fashion. To this end, we define the notion of one region being above or below another region. Formally, let R denote the set of regions of G and let 3~ be a binary relation on R defined as follows. For Ri,Rj E R, Ri -+ Rj iff Ri = Rj or the path from T , the root of G, to p(R;) passes through some vertex of Rj other than p(Rj). If R; + R Rj then Ri is said to be below Rj and Rj is said to be above Ri. For example, in Fig. 3(c) , region R1 is above region R2 because the path from z1 to p(R2) = x 2 passes through vertex yl. The relation 5~ is easily verified to be a partial ordering relation on R.
Let R E R be any minimal element of the partial order. Unfortunately, this property is generally not satisfied. However, the following lemma suggests that in a minimal region, this property is "almost" satisfied. That is, ( a 1 , b l ) 51ex (a2,bz) all faulty primary vertices to spare vertices in R of minimum cost with respect to 51ex.
The optimal matching algorithm is based on the following property of minimum cost matchings: Any minimum cost matching in a minimal region of a tree is a subset of an optimal matching. This property implies that an optimal matching may be constructed by repeatedly selecting a minimal region and finding a minimum cost matching in the region, until all faulty primary vertices have been matched to spare vertices. 
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Theorem 2 suggests the following algorithm for finding optimal matchings in acyclic graphs. First, all the regions in the graph are found using breadth-first search. A minimal region is then selected, the costs of spare vertices in the region are determined, and a minimum cost matching is found in this Since a2 5 al, M' is an optimal matching.
region. This step is repeated until no more regions remain. The algorithm is summarized in Fig. 4 .
We now show that a minimum cost matching in a minimal region can be found by an efficient algorithm. By the irreducibility assumption, every faulty vertex x in minimal region R has at least one child. Moreover, by Lemma 5, p(R) is nonfaulty and thus every faulty vertex in R has a parent in R.
The following theorem is the basis for finding minimum cost matchings in minimal regions in linear time.
Theorem3
: Let Lemma 4 tells us that in each subtree constructed above, a perfect matching is induced by the removal of any single spare vertex. Therefore, a minimum cost matching in a subtree is obtained by removing the vertex with maximum cost. We now illustrate the execution of this algorithm for the faulty tree of Fig. 3(a) . First, regions R1 and R2 shown in Fig. 3(c) 
B. Experimental Results
The optimal matching algorithm for acyclic graphs was compared to the standard matching algorithm for acyclic graphs [16] on fault tolerant modular binary trees with 64 primary processors and 32 spare processors.' Both algorithms run in linear time. However, the optimal algorithm found assignments with substantially fewer unrepairable processors than those found by the standard matching algorithm. In our experiment, trees were generated with faulty elements introduced at random according to a uniform distribution. The fault frequency ranged from 0% to 30% in increments of 5%. (At fault frequency 35% there were already fewer spare processors than faulty processors, and thus no assignments could be found.) For each fault frequency, 100 faulty trees were generated. When the fault frequency was 15%, the optimal algorithm found assignments in which an average of over 96% of the nonfaulty processors were repairable. In contrast, the standard matching algorithm found assignments in which only 88% of the nonfaulty processors were repairable on average. When the fault frequency increased to 3096, the results were even more striking: The optimal algorithm left nearly 80% of the nonfaulty processors repairable while the standard matching algorithm left fewer than 43% of the nonfaulty processors repairable on average. The results are summarized in Fig. 5. 
v. DEGREE BOUNDS ON PRIMARY PROCESSORS
In this section we characterize the complexity and give algorithms for the safe and optimal matching problems when the primary processors have a bounded number of adjacent spares. Recall that D ( X ) represent the maximum degree among all vertices in X , that is, D ( X ) is the maximum number of spare processors that are connected to a primary processor. In Section V-A we show that the safe matching problem can be solved in polynomial time when D ( X ) 5 2.
Moreover, the safe matching problem becomes NP-complete when D ( X ) = 3. We also show that the optimal matching 'All simulations described in this paper were implemented in C and C++ on a Sun SparcStation and an Encore Multimax computer.
problem remains NP-complete even when D ( X ) 5 2. However, some architectures have additional properties which may be exploited to solve the optimal matching problem efficiently. As an example, in Section V-B we give a linear time algorithm for finding optimal assignments in the augmented mesh architecture proposed in [ 1 I]. Experimental results are given in Section V-C.
A. Algorithms and Complexity
We begin by showing that the safe matching problem can be solved by an efficient algorithm when D(X) 5 2. Clearly, for some patterns of faults there exists an optimal matching but no safe matching. However, experimental results given in Section V-C suggest that when the number of faulty processors is not too large, most optimal matchings are in fact safe matchings and thus our algorithm can be used. Moreover, in systems in which high reliability is of the greatest concern, we may insist on matchings to be safe.
We transform the safe matching problem to the 2-satisfiability problem (2SAT) which can be solved in polynomial time by any of several algorithms [4] , [ 5 ] . 2SAT is defined as follows. Given a set U of variables and a collection G of clauses over U such that each clause c E C has I C [ = 2, is there a truth assignment for U that satisfies all of the clauses in C?
For every edge {xZ, y j } E E where xi E F , we introduce the boolean variable ui,j. For every edge {xi, yJ} E E where 5; E N , we introduce the boolean variable u;,~. We let ui,j = true represent the situation in which {xi, y j } is in the matching and u i , j = false represent the situation in which {z;, g j } is not in the matching. Similarly, we let 71i.j = true represent the situation in which vertex z; E N is repairable by vertex y j and = false represent the situation in which xi is not repairable by vertex yj. The set C is obtained from the following construction.
Construction I : The algorithm is summarized in Fig. 6 . This result is tight in the sense that the safe matching problem becomes NP-complete when D( X) = 3. This follows from the observation that in the proof of Theorem 1 every vertex in X has degree at most 3. Therefore, we have the following corollary to Theorem I. The reduction from the MAX 2SAT instance to an instance of OMDP proceeds as in the proof of Theorem 1 except that now each clause c E C contains only two literals and thus corresponds to a vertex x, in N adjacent to only two vertices in Y .
We claim that there is a truth assignment that satisfies at least K of the clauses in C iff there is a matching for F with at least K repairable vertices. The proof of this claim is 0 analogous to the proof of Theorem 1.
B. Augmented Mesh
Although we have shown that OMDP is NP-complete for Fig. 7(a) .
The optimal reconfiguration problem for augmented meshes was proposed in [ l 11. In [3] an O(t) algorithm for OMDP was given for this architecture. In this section we describe a much simpler O ( a ) algorithm.
x & augmented mesh where X denotes the set of primary vertices, Y denotes the set of spare vertices. and E denotes the set of edges between primary vertices and spare vertices. The set Y of spare processors is partitioned into two sets, SR and SC, denoting the spare row vertices and spare column vertices, respectively.
Let R I , . . . , RI, denote the regions in G. For example, the graph in Fig. 7 (a) has two regions, one of which, R I , is shown in Fig. 7 It now only remains to be shown how a spare vertex, y, from each set yi should be selected to be left unmatched such that the total number of unrepairable vertices is minimized.
Assume that IF;[ = 1x1 -1 for each region Ri, 1 5 i 5 IC.
Let y be a spare vertex and let n ( y ) denote the number of nonfaulty vertices adjacent to y. Let ~i E SRi be a spare row vertex with the property n(r,) 2 n(y) Vy E SR; and let e; E SC; be a spare column vertex with the property n(c;) 2 n(y) Vy E SC;. That is, ~i is the spare row vertex in region Ri adjacent to the largest number of nonfaulty vertices and c; is the spare column vertex in region Ri adjacent to the largest number of nonfaulty vertices. For example, in region R1 in Fig. 7(b) , TI = y7 and c1 = yp. Intuitively, either of T; or ci are good candidates to remain unmatched since many nonfaulty vertices are repairable with respect to these vertices. Indeed, the following lemma suggests that in each region Ri we may restrict our attention to the vertices T ; and e;. 
Therefore, the net increase in the number of unrepairable vertices introduced by making U , matched and T , unmatched U We must now determine which of the spares T, or cz should be left unmatched in each region R,. Let 
I(&).
The algorithm is summarized in Fig. 8 . Chen er al. [ 3 ] conjectured that similar polynomial time algorithms could be found for OMDP in augmented meshes of higher dimensions. We have "disproved" this conjecture by showing that the existence of such an algorithm, even for three-dimensional meshes, implies that P = NP. The proof of this theorem is rather involved and the interested reader is referred to [9] .
C. Experimental Results
Although the optimal matching problem is NP-complete for D ( X ) 5 2, experimental results indicate that for low to moderate fault frequencies most optimal assignments are in fact safe assignments. Therefore, in these cases the polynomial time safe matching algorithm for D ( X ) 5 2 can be employed to find optimal matchings with high probability of success. For example, in a simulation on 100 randomly generated arrays with 32 primary processors, 16 spare processors, and D ( X ) = 2, more than 86% of the optimal assignments found were safe assignments when at most 10% of the processors were faulty. Optimal, standard, and worst case assignments in the augmented
Next, we consider the optimal matching algorithm for augmented meshes. The algorithm was implemented and tested on 10 x 10 meshes (20 spares) with faulty processors introduced at random according to a uniform distribution. The fault frequency ranged from 0% to 18% in increments of 2% and for each fault frequency 100 meshes were generated. (At fault frequency of 20%, none of the meshes could be repaired.) The optimal matching algorithm found solutions with as much as 5 % more repairable processors than those found by standard matching and as much as 10% more repairable processors than worst case matchings. Since the optimal matching algorithm runs in linear time, no additional cost is incurred in obtaining optimal assignments. The results are summarized in Fig. 9 . Without loss of generality, we assume that G is connected, since otherwise each connected component can be considered independently. Proof: Let I = 1x1 and let T be a spanning tree in G.
We claim that T has at least m leaves in Y. Assume 3) k vertices .zU,1,, . . , z u , k E N which are "enforcing" vertices that are used to ensure that all IC occurrences of variable U are assigned the same boolean value. 
) 2k vertices
B. Experimental Results
The optimal matching algorithm for D ( Y ) 5 2 was compared to standard matchings and worst case matchings on a simple ring of primary processors such that each pair of neighboring primary processors share a unique spare processor. In our experiment, rings with 20 primary processors, and thus 20 spare processors, were generated with faulty elements introduced at random according to a uniform distribution. For each fault frequency, 100 rings were generated with faulty processors introduced at random according to a uniform distribution. The fault frequency ranged from 0% to 45%. (At fault frequency 50% the rings could not be repaired.) The experimental results are summarized in Fig. 10 .
VII. AN APPROXIMATION ALGORITHM
Although the optimal matching problem is NP-complete for arbitrary D ( X ) and D ( Y ) , we now describe an approximation algorithm that can be applied to any architecture and is guaranteed to be at least &-optimal.
In other words, if the number of repairable vertices in an optimal solution is k then the approximation algorithm finds a solution in which the number of repairable vertices is at least -2-.IC. Experimental results given in Section VII-B suggest that in practice this algorithm performs substantially better than indicated by this theoretical lower bound.
D ( X )
A. The Algorithm
The approximation algorithm transforms a given instance of the optimal matching problem into a weighted matching problem as follows. From the given bipartite graph G = ( X U Y , E ) and set F C X, we construct a weighted bipartite graph G' = ( F U Y, E') where E' C E is the set of The complexity of the approximation algorithm is that of finding a minimum cost maximum matching. This can be done using one of a variety of polynomial time algorithms [20] . respect to M .
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B. Experimental Results
In the first experiment, processor arrays with 32 primary processors and 16 spare processors and D(X) = 4 were generated with connections between primary processors and spare processors selected randomly. In each randomly generated array, faulty elements were introduced at random with fault frequency ranging from 0 to 30% in increments of 5% and for each fault frequency value, 100 random arrays were generated. For each array, the approximation algorithm was used to find an assignment. In addition, the optimal assignment was found for each array using an exhaustive search algorithm and an assignment was found using standard matching. The approximation algorithm found solutions that were at least 0.94 times the optimal size, whereas the standard matching algorithm found solutions as low as 0.75 times optimal. Optimal solutions were found using exhaustive search. The performance of the approximation algorithm is compared only to that of the standard matching algorithm, since these arrays were too large to be solved optimally by exhaustive search. These results indicate that the approximation algorithm can find matchings that, in many cases, contain 6 to 14% more repairable processors than are obtained by standard matching.
VIII. CONCLUSION
In this paper we have presented efficient reconfiguration algorithms for fault tolerant processor arrays operating in realtime environments. Such systems typically alternate between a strict mode and a relaxed mode. Although reconfiguration must be performed in a purely local fashion during the strict mode, global reconfiguration may be performed during the relaxed mode to restore the system to a more reliable state. To this end, the notations of safe and optimal assignments were defined.
We have shown that the problem of finding safe and optimal assignments is, in general, NP-complete. However, we have shown that several broad classes of architectures have properties that allow us to find safe and optimal assignments in polynomial time. First, a linear time algorithm was given for finding optimal assignments in topologies that contain no cycles altemating between primary processors and spare processors. It was observed that several architectures studied in the literature have this property. Next, we considered topologies in which the primary and spare processors have constant degree. A polynomial time safe assignment algorithm was given for the case that each primary processor is adjacent to at most two spare processors. Similarly, a linear time optimal assignment algorithms was given for the case that each spare processor is adjacent to at most two primary processors. Again, several well-known fault tolerant architectures have these properties. Additionally, it was shown that these results are tight in the sense that the problems become NP-complete when they are further generalized. Finally, an approximation algorithm was described that can be applied to any architecture.
